Browse DORAS
Browse Theses
Latest Additions
Creative Commons License
Except where otherwise noted, content on this site is licensed for use under a:

Power-constrained block-test list scheduling

Muresan, Valentin and Wang, Xiaojun and Muresan, Valentina and Vladutiu, M. (2000) Power-constrained block-test list scheduling. In: RSP 2000 - 11th International Workshop on Rapid System Prototyping, 21-23 June 2000, Paris, France. ISBN 0-7695-0668-2

Full text available as:

PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader


A list scheduling approach is proposed in this paper to overcome the problem of unequal-length block-test scheduling under power dissipation constraints. An extended tree growing technique is also used in combination with the list scheduling algorithm in order to improve the test concurrency, having assigned power dissipation limits. Moreover, the algorithm features a power dissipation balancing provision. Test scheduling examples are discussed, highlighting further research steps towards an efficient system-level test scheduling algorithm

Item Type:Conference or Workshop Item (Paper)
Event Type:Conference
Uncontrolled Keywords:integrated circuit design; integrated circuit testing; list processing; logic design; power utilisation; processor scheduling;
Subjects:Engineering > Electronic engineering
DCU Faculties and Centres:DCU Faculties and Schools > Faculty of Engineering and Computing > School of Electronic Engineering
Published in:Proceedings of the 11th International Workshop on Rapid System Prototyping. Shortening the Path from Specification to Prototype. . Institute of Electrical and Electronics Engineers. ISBN 0-7695-0668-2
Publisher:Institute of Electrical and Electronics Engineers
Official URL:
Copyright Information:©2000 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
ID Code:15536
Deposited On:22 Jul 2010 10:13 by DORAS Administrator. Last Modified 22 Jul 2010 10:13

Download statistics

Archive Staff Only: edit this record