Browse DORAS
Browse Theses
Latest Additions
Creative Commons License
Except where otherwise noted, content on this site is licensed for use under a:

Ultra-high throughput string matching for deep packet inspection

Kennedy, Alan and Wang, Xiaojun and Liu, Zhen and Liu, Bin (2010) Ultra-high throughput string matching for deep packet inspection. In: DATE 2010 - Design, Automation and Test in Europe Conference and Exhibition, 8-12 March 2010, Dresden, Germany. ISBN 978-1-4244-7054-9

Full text available as:

PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader


Deep Packet Inspection (DPI) involves searching a packet's header and payload against thousands of rules to detect possible attacks. The increase in Internet usage and growing number of attacks which must be searched for has meant hardware acceleration has become essential in the prevention of DPI becoming a bottleneck to a network if used on an edge or core router. In this paper we present a new multi-pattern matching algorithm which can search for the fixed strings contained within these rules at a guaranteed rate of one character per cycle independent of the number of strings or their length. Our algorithm is based on the Aho-Corasick string matching algorithm with our modifications resulting in a memory reduction of over 98% on the strings tested from the Snort ruleset. This allows the search structures needed for matching thousands of strings to be small enough to fit in the on-chip memory of an FPGA. Combined with a simple architecture for hardware, this leads to high throughput and low power consumption. Our hardware implementation uses multiple string matching engines working in parallel to search through packets. It can achieve a throughput of over 40 Gbps (OC-768) when implemented on a Stratix 3 FPGA and over 10 Gbps (OC-192) when implemented on the lower power Cyclone 3 FPGA.

Item Type:Conference or Workshop Item (Paper)
Event Type:Conference
Uncontrolled Keywords:field programmable gate arrays; string matching;
Subjects:Engineering > Telecommunication
DCU Faculties and Centres:DCU Faculties and Schools > Faculty of Engineering and Computing > School of Electronic Engineering
Published in:Proceedings of DATE 2010 - Design, Automation and Test in Europe Conference and Exhibition. . ISBN 978-1-4244-7054-9
Official URL:
Copyright Information:©2010 EDAA
Use License:This item is licensed under a Creative Commons Attribution-NonCommercial-Share Alike 3.0 License. View License
ID Code:15544
Deposited On:22 Jul 2010 14:26 by DORAS Administrator. Last Modified 22 Jul 2010 14:26

Download statistics

Archive Staff Only: edit this record