Towards hardware acceleration of neuroevolution for multimedia processing applications on mobile devices
Larkin, Daniel and Kinane, Andrew and O'Connor, Noel E. (2006) Towards hardware acceleration of neuroevolution for multimedia processing applications on mobile devices. In: ICONIP 2006 - International Conference on Neural Information Processing, 3-6 October 2006, Hong Kong, China. ISBN 978-3-540-46484-6
Full text available as:
This paper addresses the problem of accelerating large artificial neural networks (ANN), whose topology and weights can evolve via the use of a genetic algorithm. The proposed digital hardware architecture is capable of processing any evolved network topology, whilst at the same time providing a good trade off between throughput, area and power consumption. The latter is vital for a longer battery life on mobile devices. The architecture uses multiple parallel arithmetic units in each processing element (PE). Memory partitioning and data caching are used to minimise the effects of PE pipeline stalling. A first order minimax polynomial approximation scheme, tuned via a genetic algorithm, is used for the activation function generator. Efficient arithmetic circuitry, which leverages modified Booth recoding, column compressors and carry save adders, is adopted throughout the design.
Archive Staff Only: edit this record