background imageDORAS logo
Login (DCU Staff Only)
Browse DORAS
Browse Theses
Search
Latest Additions
Creative Commons License
Except where otherwise noted, content on this site is licensed for use under a:

Supervisors: Wang, Xiaojun

Number of items: 7.

Doctoral Thesis

Zhou, Yachao (2012) Hardware acceleration for power efficient deep packet inspection. PhD thesis, Dublin City University.

Wang, Xiaofei (2012) High performance stride-based network payload inspection. PhD thesis, Dublin City University.

Bermingham, David (2010) Branch Prediction For Network Processors. PhD thesis, Dublin City University.

Kennedy, Alan (2010) Energy Efficient Hardware Accelerators for Packet Classification and String Matching. PhD thesis, Dublin City University.

Muresan, Valentin (2002) Block-level test scheduling under power dissipation constraints. PhD thesis, Dublin City University.

Masters Thesis

Huang, Jing (2012) Optimizing energy-efficiency for multi-core packet processing systems in a compiler framework. Master of Engineering thesis, Dublin City University.

Gao, Liang (2004) Power constrained test scheduling in system-on-chip design. Master of Engineering thesis, Dublin City University.

This list was generated on Fri May 24 08:10:11 2013 IST.
DORAS is managed by DCU Library and powered by EPrints 3 which is developed by the School of Electronics and Computer Science at the University of Southampton. More information and software credits.