Browse DORAS
Browse Theses
Latest Additions
Creative Commons License
Except where otherwise noted, content on this site is licensed for use under a:

Energy efficient packet classification hardware accelerator

Kennedy, Alan and Wang, Xiaojun and Liu, Bin (2008) Energy efficient packet classification hardware accelerator. In: IPDPS 2008 - IEEE International Symposium on Parallel and Distributed Processing, 14-18 April 2008, Miami, FL, USA. ISBN 978-1-4244-1693-6

Full text available as:

PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader


Packet classification is an important function in a router's line-card. Although many excellent solutions have been proposed in the past, implementing high speed packet classification reaching up to OC-192 and even OC-768 with reduced cost and low power consumption remains a challenge. In this paper, the HiCut and HyperCut algorithms are modified making them more energy efficient and better suited for hardware acceleration. The hardware accelerator has been tested on large rulesets containing up to 25,000 rules, classifying up to 77 Million packets per second (Mpps) on a Virtex5SX95T TPGA and 226 Mpps using 65 nm ASIC technology. Simulation results show that our hardware accelerator consumes up to 7,773 times less energy compared with the unmodified algorithms running on a StrongARM SA-1100 processor when classifying packets. Simulation results also indicate ASIC implementation of our hardware accelerator can reach OC- 768 throughput with less power consumption than TCAM solutions.

Item Type:Conference or Workshop Item (Paper)
Event Type:Conference
Uncontrolled Keywords:network routing; pattern classification; power aware computing;
Subjects:Engineering > Electronic engineering
DCU Faculties and Centres:DCU Faculties and Schools > Faculty of Engineering and Computing > School of Electronic Engineering
Published in:Proceedings of the 2008 IEEE International Symposium on Parallel and Distributed Processing. . Institute of Electrical and Electronics Engineers. ISBN 978-1-4244-1693-6
Publisher:Institute of Electrical and Electronics Engineers
Official URL:
Copyright Information:©2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Funders:Irish Research Council for Science Engineering and Technology
ID Code:15530
Deposited On:21 Jul 2010 10:07 by DORAS Administrator. Last Modified 21 Jul 2010 10:07

Download statistics

Archive Staff Only: edit this record