Browse DORAS
Browse Theses
Search
Latest Additions
Creative Commons License
Except where otherwise noted, content on this site is licensed for use under a:

Revisiting the cache effect on multicore multithreaded network processors

Liu, Zhen and Yu, Jia and Wang, Xiaojun and Liu, Bin and Bhuyan, Laxmi (2008) Revisiting the cache effect on multicore multithreaded network processors. In: DSD 2008 - 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools, 3-5 September 2008 , Parma, Italy. ISBN 978-0-7695-3277-6

Full text available as:

[img]
Preview
PDF - Requires a PDF viewer such as GSview, Xpdf or Adobe Acrobat Reader
309Kb

Abstract

Caching mechanism has achieved great success in general purpose processor; however, its deployment in Network Processor (NP) raises questions over its effectiveness under the new context. In this study, we thoroughly evaluate the performance of caches in NP with architectural features like multicore, multithread, and integrated packet interface. Our major findings include: (1) In general, a sufficiently large cache effectively reduces the number of memory requests and improves the utilization of the NP computation power. (2) The lower efficiency of private caches caused by duplicate information deteriorates the NP performance under certain circumstances. (3) The appropriate cache block size is constrained by the low spatial locality of network applications. (4) For workloads involving large amount of data movement, increasing cache size cannot bring more benefits when the bottleneck in interconnection bus is reached. In short, caching mechanism in NP can be helpful under appropriate usage.

Item Type:Conference or Workshop Item (Paper)
Event Type:Conference
Refereed:Yes
Uncontrolled Keywords:cache storage; multiprocessing systems;
Subjects:Engineering > Telecommunication
DCU Faculties and Centres:DCU Faculties and Schools > Faculty of Engineering and Computing > School of Electronic Engineering
Published in:Proceedings of the 11th EUROMICRO Conference on Digital System Design Architectures, Methods and Tools. . Institute of Electrical and Electronics Engineers. ISBN 978-0-7695-3277-6
Publisher:Institute of Electrical and Electronics Engineers
Official URL:http://dx.doi.org/10.1109/DSD.2008.41
Copyright Information:©2008 IEEE. Personal use of this material is permitted. However, permission to reprint/republish this material for advertising or promotional purposes or for creating new collective works for resale or redistribution to servers or lists, or to reuse any copyrighted component of this work in other works must be obtained from the IEEE.
Funders:Irish Research Council for Science Engineering and Technology, Science Foundation Ireland
ID Code:15532
Deposited On:21 Jul 2010 11:28 by DORAS Administrator. Last Modified 21 Jul 2010 11:28

Download statistics

Archive Staff Only: edit this record